Existing User
New User
Forgot Password
Login
Email
*
Password
*
Register
Email ID
*
Password
*
Confirm Password
*
Name
User Type
*
Select
Student
Faculty
Others
Institute
Branch
Forgot Password
Email
*
Home
|
About Us
|
FAQ
|
Courses
|
Contact Us
|
Sign-In
Syllabus
|
Lectures
|
Downloads
| FAQ |
Ask a question
|
Course Co-ordinated by
IIT Kanpur
NPTEL
>> Computer Science and Engineering >> Program Optimization for Multi-core Architectures (Web) >>
Evolution of Processor Architecture
Modules / Lectures
Multi-core: The Ultimate Dose of Moore's Law
Evolution of Processor Architecture
Introduction to Multi-core Architecture
Virtual Memory and Caches
Virtual Memory and Caches
Cache Hierarchy and Memory-level Parallelism
Fundamentals of Parallel Computers: ILP vs TLP
Communication Architectures and Communication Costs
Preliminaries of Parallel Programming
Parallel Programming: Shared Memory and Message Passing
Examples of Shared Memory and Message Passing Programming
Optimizing Shared Memory Performance
Performance Issues in Shared Memory and Introduction to Coherence
Performance Issues in Shared Memory
Introduction to Coherence
Shared Memory Multiprocessors: Consistency and Coherence
Introduction to Snoopy Coherence
Cache Coherence Protocols
Synchronization
Introduction to Atomic Primitives
Scalable Locks and Barriers
Memory Consistency Models and Case Studies of Multi-core
Memory Consistency Models and Case Studies of Multi-core
Case Studies of Multi-core
Addendum to Module 6: Shared Memory Multiprocessors
Multiprocessor Organizations and Cache Coherence
Sharing Patterns and Cache Coherence Protocols
Open Multi-Processing
What is Parallelization?
The “omp sections” Directive
The “lastprivate” Clause
Clause and Routines
Intel Compilers and Threading Tools
View
Intel Compilers and Threading Tool
Code Optimization
INTRODUCTION TO COMPILERS FOR HIGH PERFORMANCE COMPUTERS
Supercomputing Applications
SIMD Architecture
Approaches to Control Flow Analysis
Algorithm and Interval
Structural Analysis
Reaching Definition
Reaching Definition
Analysis
Data Flow Analysis in Presence of Procedure Calls
Data Dependence Analysis
Iteration
Loops
Data Dependence in Parallel Loops
Symbolic Analysis
Loop Optimizations
Amdahl’s Law
Cycle Shrinking
Multi-core computing Operating Systems
Multi-core computing CPU Scheduling
Priority and Schedule
Multi-core Computing Multi-processor Scheduling
Multi-processor Scheduling
Multi-core Computing Synchronization
Problem and Solution
Solution to Critical Section Problem
Multi-core ComputingInter-process Communication
Multi-core Computing Security
Multiprocessor Techniques
Cryptography and ECB
loading...
Important: Please enable javascript in your browser and download
Adobe Flash player
to view this site
Site Maintained by Web Studio, IIT Madras. Contact Webmaster:
nptel@iitm.ac.in